

LibreSilicon Standard Cell Library

Hagen Sankowski

October 25, 2019

Abstract

Copyright ©2018 CHIPFORGE.ORG. All rights reserved.

This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license as published by the Libre Silicon alliance either version 2 of the License, or (at your option) any later version.

This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the Libre Silicon Public License for more details.

For further clarification consult the complete documentation of the process.

Contents


1	Considerations	3
2	Logical Cells	4
3	Cell AND4	5
4	Cell AOI21	6
5	Cell AOI31	7
6	Cell BUFX2	8
7	Cell BUFX4	9
8	Cell INV	10
9	Cell INVX1	11
10	Cell INVX2	12
11	Cell INVX4	13
12	Cell INVX8	14
13	Cell MUX2X1	15
14	Cell NAND2	16
15	Cell NAND2X1	17
16	Cell NAND3	18
17	Cell NAND3X1	19
18	Cell NOR2	20
19	Cell NOR2X1	21
20	Cell NOR3	22
21	Cell OAI21	23
22	Cell OAI31	24
23	Cell OR4	25
24	Cell TBUFX1	26
25	Cell XNOR2X1	27
26	Cell XOR2X1	28

1 Considerations

2 Logical Cells


3 Cell AND4

Schematic (two stage, $1T_p/4T_n$ stacked, $10T$ total)




4 Cell AOI21

Schematic (one stage, $2T_p/2T_n$ stacked, $6T$ total)




5 Cell AOI31

Schematic (one stage, $2T_p/3T_n$ stacked, $8T$ total)




6 Cell BUFX2

Schematic (one stage, $1T_p/1T_n$ stacked, $4T$ total)




7 Cell BUFX4

Schematic (one stage, $1T_p/1T_n$ stacked, $6T$ total)




8 Cell INV

Schematic (one stage, $0T_p/0T_n$ stacked, $18T$ total)




9 Cell INVX1

Schematic (one stage, $1T_p/1T_n$ stacked, $2T$ total)




10 Cell INVX2

Schematic (one stage, $1T_p/1T_n$ stacked, $2T$ total)




11 Cell INVX4

Schematic (one stage, $1T_p/1T_n$ stacked, $4T$ total)




12 Cell INVX8

Schematic (one stage, $1T_p/1T_n$ stacked, $8T$ total)




13 Cell MUX2X1

Schematic (one stage, $2T_p/2T_n$ stacked, $10T$ total)




14 Cell NAND2

Schematic (one stage, $1T_p/2T_n$ stacked, $4T$ total)




15 Cell NAND2X1

Schematic (one stage, $1T_p/2T_n$ stacked, $4T$ total)




16 Cell NAND3

Schematic (one stage, $0T_p/0T_n$ stacked, $7T$ total)




17 Cell NAND3X1

Schematic (one stage, $1T_p/3T_n$ stacked, $6T$ total)




18 Cell NOR2

Schematic (one stage, $2T_p/1T_n$ stacked, $4T$ total)




19 Cell NOR2X1

Schematic (one stage, $2T_p/1T_n$ stacked, $4T$ total)




20 Cell NOR3

Schematic (one stage, $3T_p/1T_n$ stacked, $6T$ total)




21 Cell OAI21

Schematic (one stage, $2T_p/2T_n$ stacked, $6T$ total)




22 Cell OAI31

Schematic (one stage, $3T_p/2T_n$ stacked, $8T$ total)



23 Cell OR4

Schematic (two stage, $4T_p/1T_n$ stacked, $10T$ total)




24 Cell TBUF_{X1}

Schematic (one stage, $1T_p/1T_n$ stacked, $6T$ total)

—○ vdd

25 Cell XNOR2X1

Schematic (one stage, $2T_p/2T_n$ stacked, $12T$ total)



VDDIO
GND
ANA

